[1]
Mr. Sagar Kothawade, “Leakage Power Minimization Using Gating Technique In FPGA Controlled Device”, IJNPME, vol. 2, no. 04, pp. 07–12, Dec. 2013.