Mr. Sagar Kothawade. Leakage Power Minimization Using Gating Technique In FPGA Controlled Device. IJNPME [Internet]. 2013Dec.31 [cited 2026Apr.19];2(04):07-12. Available from: https://mail.ijnpme.org/index.php/IJNPME/article/view/22